Design of a 1.8V 6-bit 100MSPS 5mW CMOS A/D Converter with a Low Power Folding-Interpolation Technique
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.