ScholarWorks@Dongguk University: Song, Min kyu

Detailed Information

Song, Min kyu (송민규)

College of Advanced Convergence Engineering (Division of System Semiconductor)

Research Area

Tel 02-2260-3824
Homepage

ResearcherID ORCiD Scopus Google Scholar ID ResearchGate

Keyword

CMOS image sensor:16||edge detection:4||low power consumption:4||singleslope ADC:4||computer vision:3||fixed pattern noise:3||differential difference amplifier:2||odd number of folding blocks:2||fullswing:2||CMOS Image Sensor:2||quaternary driver:2||low resolution mode:2||variable resolution CIS:2||selfcalibration:2||high resolution mode:2||Electronic detector readout concepts (solidstate):2||CMOS technology:2||smart security system:2||Current integrator:1||Current steering digitaltoanalog converter (DAC):1||Cyclic D/A converter (DAC):1||Cyclic folding A/D converter (ADC):1||D/A Converter:1||DNL:1||Differential difference amplifier: Low current sensing:1||Digital CDS:1||Digital Correlated Double Sampling:1||Digital error correction logic:1||Face detection:1||FinFET:1||Folding ADC:1||Foldinginterpolation architecture:1||Fractional folding ADC:1||High accurate folding A/D converter:1||Hybrid CDS:1||Hybrid Correlated Double Sampling:1||INL:1||Image depth extraction:1||Image resolution:1||Image sensor:1||Image sensors:1||Improved Johnson counter:1||Incomparator Forecasting Technique (IFT):1||Lowpower comparator:1||NAND gate:1||Neuron Circuit:1||Novel Counter:1||Organic lightemitting diode:1||Particle tracking detectors (Solidstate detectors):1||Pixelsignalbased prediction:1||Pixelated detectors and associated VLSI electronics:1||Positivefeedback bias sampling:1||ProcessInMemory:1||Pseudo Multiple Sampling (PMS):1||Quantization (signal):1||RGB pixels and IR pixel:1||Radiationhard electronics:1||Random Noise:1||Replica comparator:1||SNDR:1||SRAM readout logic:1||SSADC:1||Singleslope analogtodigital converter:1||Spiking Neural Networks:1||Successive approximation analogtodigital converter:1||Symmetrical zerocrossing technique:1||TwoStep Single Slope ADC:1||TwoStep SingleSlope ADC:1||Twostep Single Slope ADC:1||Twostep counter:1||Twostep single slope ADC:1||Twostep singleslope ADC:1||Variable bitresolution IR pixel:1||Voltage:1||XOR:1||Zerocrossing Forecaster:1||a folding A/D Converter:1||a low power priority encoding technique:1||a shutdown circuit:1||a variable pixel recognition algorithm:1||activated cells:1||adaptive cell:1||adaptive current cell:1||an adaptive digital error correction:1||an addressencoder and resetdecoder(AERD):1||an improved hierarchical asynchronous detector:1||analog correlated double sampling:1||arithmetic digital encoding:1||artificial intelligence core:1||asynchronous detector:1||boundary error reduction technique:1||column selfcalibration:1||column shutdown technique:1||configurable ADC:1||configurable bitresolution:1||configurable logarithmic counter:1||convolutional neural networks:1||current steering:1||current steering D/A converter:1||current steering DAC:1||deep learning algorithm:1||device temperature reduction methodology:1||digital correlated double sampling:1||digital encoding:1||digital signal processing:1||dual changesensing flipflop (DCSFF):1||edge detected CMOS image sensor:1||enhanced digital architecture:1||face detection:1||feature extracted CMOS image sensor:1||finite state machine:1||flipflop:1||flipflop circuit:1||folding A/D converter:1||fractional folding ADC:1||fullswing output signal:1||heat sink:1||high dynamic range:1||high precision ADC:1||hybrid column segmented:1||hybrid correlated double sampling:1||hybrid singleslope column ADC:1||image depth extraction:1||image signal processor:1||integrator circuit:1||intelligent and selfworking CMOS image sensor:1||intelligent pattern recognition:1||intelligent surveillance system:1||intelligent surveillance system (ISS):1||internal node transitions:1||internal transitions:1||interpolation:1||iris recognition:1||iterating offset selfcalibration:1||iterating selfcalibration:1||low noise:1||measured SNDR:1||metal stacks and holes:1||minimization technique:1||multimode pixel resolution:1||multiplicationandaccumulation:1||new layout drawing technique:1||nonlinear quantization:1||oneramp digital correlated double sampling:1||oneshot digital correlated double sampling:1||2T1C DRAM:1||priority encoding technique:1||ring oscillator:1||sampling capacitor:1||segmented:1||selfcalibration technique:1||single ramp generator:1||smart Internet of Things (IoT):1||subtraction algorithm:1||symmetrical 3input comparator:1||thermal model:1||thermal paths:1||twostep single slope ADC:1||twostep singleslope ADC:1||twostep singleslope analogtodigital converter:1||ultra low power:1||ultra lowpower system chip:1||ultrathin FET:1||pixel configurable:1||4input comparator:1||8bit and 1bit single slope ADC:1||Analog to digital converter:1||Analogtodigital converter:1||Analogue electronic circuits:1||Battery management system (BMS):1||CIS:1||CMOS Image Sensor (CIS):1||CMOS Image Sensor(CIS):1||CMOS Image sensor:1||CMOS folding ADC:1||CMOS image sensor(CIS):1||CMOS process:1||Capacitor swapping technique:1||Classification:1||ComputeInMemory:1||Convolutional neural networks:1||

RSS_1.0 RSS_2.0 ATOM_1.0

30, Pildong-ro 1-gil, Jung-gu, Seoul, 04620, Republic of Korea+82-2-2260-3114

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.

Detailed Information

Keyword

BROWSE