Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Design of a 1.8V 6-bit 100MSPS 5mW CMOS A/D Converter with a Low Power Folding-Interpolation Technique

Full metadata record
DC Field Value Language
dc.contributor.author송민규-
dc.date.accessioned2024-10-30T01:25:18Z-
dc.date.available2024-10-30T01:25:18Z-
dc.date.issued2006-09-19-
dc.identifier.urihttps://scholarworks.dongguk.edu/handle/sw.dongguk/29539-
dc.titleDesign of a 1.8V 6-bit 100MSPS 5mW CMOS A/D Converter with a Low Power Folding-Interpolation Technique-
dc.typeConference-
dc.citation.conferenceNameIEEE 32nd European Solid State Circuits Conference (ESSCIRC 2006)-
dc.citation.conferencePlace스위스-
dc.citation.conferencePlaceSwiss Montreux-
dc.citation.conferenceDate2006-09-19 ~ 2006-09-21-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Advanced Convergence Engineering > Division of System Semiconductor > 2. Conference Papers

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Song, Min Kyu photo

Song, Min Kyu
College of Advanced Convergence Engineering (Division of System Semiconductor)
Read more

Altmetrics

Total Views & Downloads

BROWSE