A 16.3 dBm 14.1% PAE 28-dB Gain W-Band Power Amplifier With Inductive Feedback in 65-nm CMOS
- Authors
- Trinh, Van-Son; Park, Jung-Dong
- Issue Date
- Feb-2020
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- CMOS; power amplifier (PA); W-band
- Citation
- IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, v.30, no.2, pp 193 - 196
- Pages
- 4
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS
- Volume
- 30
- Number
- 2
- Start Page
- 193
- End Page
- 196
- URI
- https://scholarworks.dongguk.edu/handle/sw.dongguk/6985
- DOI
- 10.1109/LMWC.2020.2965101
- ISSN
- 1531-1309
1558-1764
- Abstract
- We present a W-band four-stage power amplifier (PA) in a 65-nm CMOS using a push-pull configuration with inductive feedback neutralization which achieves the highest figure of merit (FOM) compared to the recently reported CMOS PAs. The device was gradually tapered from the output to the input stage to optimize the power-added efficiency (PAE) while achieving high power gain with compact impedance matching with a transformer (TF). Interstage conjugate matching was also carried out with a TF to design a compact high-gain PA. Working under a supply voltage of 1.2 V, the proposed PA achieves a power gain of 28.2 dB with the 3-dB gain bandwidth of 7 GHz (76.8-83.8 GHz), a saturated output power of 16.3 dBm, and a peak PAE of 14.1% at 81.6 GHz with power dissipation of 234 mW. The total chip size is 0.714 mm(2), and the core size excluding pads is only 0.121 mm(2).
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > Department of Electronics and Electrical Engineering > 1. Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.