Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

저전력, 고속 동작용 Successive Approximation Register (SAR) 로직 회로Low-power and high-speed Successive Approximation Register circuit

Alternative Title
Low-power and high-speed Successive Approximation Register circuit
Authors
김수연김지원
URI
https://scholarworks.dongguk.edu/handle/sw.dongguk/61344
Abstract
본 발명은 제안하는 Successive Approximation Register (SAR) 로직을 이용함으로써 Sample and Hold Amplifier와 Residue Amplifier에 사용되는 Amplifier의 설계사양을 낮추어 저전력 고속 동작이 가능한 Analog-to-Digital Converter (ADC)를 설계하는 기술에 관련된 발명이다.
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Advanced Convergence Engineering > Division of System Semiconductor > 4. Patents

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Soo Youn photo

Kim, Soo Youn
College of Advanced Convergence Engineering (Division of System Semiconductor)
Read more

Altmetrics

Total Views & Downloads

BROWSE