Cited 0 time in
A Wideband Bi-Directional Gain Amplifier with Asymmetric Cell using Cascade Gain Boosting in 65nm CMOS Process
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Van Viet Nguyen | - |
| dc.contributor.author | 남효현 | - |
| dc.contributor.author | 박정동 | - |
| dc.date.accessioned | 2023-04-28T04:41:34Z | - |
| dc.date.available | 2023-04-28T04:41:34Z | - |
| dc.date.issued | 2019-04 | - |
| dc.identifier.uri | https://scholarworks.dongguk.edu/handle/sw.dongguk/8230 | - |
| dc.description.abstract | A bidirectional distributed gain amplifier (BDGA) with asymmetric cell combined with a cascade gain boosting structure is presented in this paper. Conventional DA designs generally have the gain limitation because of the additive gain mechanism, whereas the proposed structure can benefit significantly from the multiplicative gain mechanism due to the cascade of two BDGAs. Moreover, the unit gain cells are intentionally designed to be asymmetrical with the common source (CS) configuration at output stages to improve the output power of the circuit. The proposed circuit architecture is fabricated in a standard 65 nm CMOS. The measurement results show the gain of 10.5 dB, and the 3-dB bandwidth from 5.8 - 17.6 GHz. The measured output P1dB is 6.8 dBm along with 9.3 dBm of the saturated output power at 10 GHz. The circuit draws a current of 75 mA from a 1.2 V supply and occupies 1.1 x 0.6 mm2 of chip area. | - |
| dc.format.extent | 6 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | 한국과학기술원 반도체설계교육센터 | - |
| dc.title | A Wideband Bi-Directional Gain Amplifier with Asymmetric Cell using Cascade Gain Boosting in 65nm CMOS Process | - |
| dc.title.alternative | A Wideband Bi-Directional Gain Amplifier with Asymmetric Cell using Cascade Gain Boosting in 65nm CMOS Process | - |
| dc.type | Article | - |
| dc.identifier.doi | 10.23075/jicas.2019.5.2.005 | - |
| dc.identifier.bibliographicCitation | IDEC Journal of Integrated Circuits and Systems, v.5, no.2, pp 28 - 33 | - |
| dc.citation.title | IDEC Journal of Integrated Circuits and Systems | - |
| dc.citation.volume | 5 | - |
| dc.citation.number | 2 | - |
| dc.citation.startPage | 28 | - |
| dc.citation.endPage | 33 | - |
| dc.identifier.kciid | ART002676610 | - |
| dc.description.isOpenAccess | N | - |
| dc.subject.keywordAuthor | Asymmetric cell | - |
| dc.subject.keywordAuthor | Bidirectional distributed CMOS | - |
| dc.subject.keywordAuthor | Gain amplifier | - |
| dc.subject.keywordAuthor | Gain boosting stage. | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
30, Pildong-ro 1-gil, Jung-gu, Seoul, 04620, Republic of Korea+82-2-2260-3114
Copyright(c) 2023 DONGGUK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
