Detailed Information

Cited 2 time in webofscience Cited 2 time in scopus
Metadata Downloads

A Compact 5 GHz Power Amplifier Using a Spiral Transformer for Enhanced Power Supply Rejection in 180-nm CMOS Technology

Full metadata record
DC Field Value Language
dc.contributor.authorChoe, Young-Joe-
dc.contributor.authorNam, Hyohyun-
dc.contributor.authorPark, Jung-Dong-
dc.date.accessioned2023-04-28T02:41:07Z-
dc.date.available2023-04-28T02:41:07Z-
dc.date.issued2019-09-
dc.identifier.issn2079-9292-
dc.identifier.issn2079-9292-
dc.identifier.urihttps://scholarworks.dongguk.edu/handle/sw.dongguk/7729-
dc.description.abstractWe present a compact 5 GHz, class A power amplifier (PA) applicable for a wireless combo-chip that supports multiple radio systems in 180 nm CMOS technology. The proposed two-stage linear PA consists of a cascode input stage with a transformer-based balun, combined with a balancing capacitor as the load, where the single-ended signal is converted into the balanced output and a second-stage, class A push-pull amplifier with another transformer-based balun, which efficiently combines the output power differentially to drive a single-ended 50 Omega load. The proposed single-ended PA with an internal balanced configuration can achieve a power supply rejection ratio of 9.5 to 65.9 dB at 0.1 to 3.5 GHz, which is around a 12 to 37 dB improvement compared to a conventional single-ended PA with the same power gain. The results show that the proposed PA has a gain of 15.5 dB, an output-referred 1 dB gain compression point of 13 dBm, an output intercept point of 22 dBm with a 5 MHz frequency offset, an output saturated power of 15.4 dBm, and a peak power-added efficiency of 15%. The implemented PA consumes a DC current of 72 mA under 1.8 V supply. The core chip size is 0.65 mm(2) without pads.-
dc.language영어-
dc.language.isoENG-
dc.publisherMDPI-
dc.titleA Compact 5 GHz Power Amplifier Using a Spiral Transformer for Enhanced Power Supply Rejection in 180-nm CMOS Technology-
dc.typeArticle-
dc.publisher.location스위스-
dc.identifier.doi10.3390/electronics8091043-
dc.identifier.scopusid2-s2.0-85073431469-
dc.identifier.wosid000489128400130-
dc.identifier.bibliographicCitationELECTRONICS, v.8, no.9-
dc.citation.titleELECTRONICS-
dc.citation.volume8-
dc.citation.number9-
dc.type.docTypeArticle-
dc.description.isOpenAccessY-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaComputer Science-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryComputer Science, Information Systems-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.subject.keywordPlusDESIGN-
dc.subject.keywordAuthorCMOS-
dc.subject.keywordAuthorpower amplifier-
dc.subject.keywordAuthorpower supply rejection ratio-
dc.subject.keywordAuthorwireless-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > Department of Electronics and Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Park, Jung Dong photo

Park, Jung Dong
College of Engineering (Department of Electronics and Electrical Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE