Detailed Information
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
IoT 가상기계의 중간코드 검증을 위한 RSIL to LLVM IR 변환기의 설계 및 구현
- Authors
- 손윤식
- Issue Date
- 28-Apr-2017
- Place
- 대한민국
- Conference Name
- 한국정보처리학회 2017년 춘계학술발표대회
- Files in This Item
- There are no files associated with this item.
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Related Researcher
- Son, Yun Sik
- College of Advanced Convergence Engineering (Department of Computer Science and Artificial Intelligence)