Cited 0 time in
A 1.8V 6-bit 1GS/s 60mW CMOS Folding/Interpolation ADC Using Folder Reduction Circuit and Auto Switching Encoder
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 송민규 | - |
| dc.date.accessioned | 2024-10-30T05:22:03Z | - |
| dc.date.available | 2024-10-30T05:22:03Z | - |
| dc.date.issued | 2008-09-02 | - |
| dc.identifier.uri | https://scholarworks.dongguk.edu/handle/sw.dongguk/41201 | - |
| dc.title | A 1.8V 6-bit 1GS/s 60mW CMOS Folding/Interpolation ADC Using Folder Reduction Circuit and Auto Switching Encoder | - |
| dc.type | Conference | - |
| dc.citation.conferenceName | IEEE Conference on Electronics, Circuits, and Systems (ICECS'08) | - |
| dc.citation.conferencePlace | 몰타 | - |
| dc.citation.conferencePlace | 몰타 | - |
| dc.citation.conferenceDate | 2008-08-31 ~ 2008-09-03 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
30, Pildong-ro 1-gil, Jung-gu, Seoul, 04620, Republic of Korea+82-2-2260-3114
Copyright(c) 2023 DONGGUK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
