Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A 1.8V 6-bit 1GS/s 60mW CMOS Folding/Interpolation ADC Using Folder Reduction Circuit and Auto Switching Encoder

Full metadata record
DC Field Value Language
dc.contributor.author송민규-
dc.date.accessioned2024-10-30T05:22:03Z-
dc.date.available2024-10-30T05:22:03Z-
dc.date.issued2008-09-02-
dc.identifier.urihttps://scholarworks.dongguk.edu/handle/sw.dongguk/41201-
dc.titleA 1.8V 6-bit 1GS/s 60mW CMOS Folding/Interpolation ADC Using Folder Reduction Circuit and Auto Switching Encoder-
dc.typeConference-
dc.citation.conferenceNameIEEE Conference on Electronics, Circuits, and Systems (ICECS'08)-
dc.citation.conferencePlace몰타-
dc.citation.conferencePlace몰타-
dc.citation.conferenceDate2008-08-31 ~ 2008-09-03-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Advanced Convergence Engineering > Division of System Semiconductor > 2. Conference Papers

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Song, Min Kyu photo

Song, Min Kyu
College of Advanced Convergence Engineering (Division of System Semiconductor)
Read more

Altmetrics

Total Views & Downloads

BROWSE