Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

패스트랜지스터 로직을 이용한 저전력 고속 54 X 54-bit 곱셈기

Full metadata record
DC Field Value Language
dc.contributor.author송민규-
dc.date.accessioned2024-10-30T03:11:23Z-
dc.date.available2024-10-30T03:11:23Z-
dc.date.issued1999-05-08-
dc.identifier.urihttps://scholarworks.dongguk.edu/handle/sw.dongguk/38142-
dc.title패스트랜지스터 로직을 이용한 저전력 고속 54 X 54-bit 곱셈기-
dc.typeConference-
dc.citation.conferenceName1999년도 대한전자공학회 CAD 및 VLSI 설계연구회 학술발표대회-
dc.citation.conferencePlace대한민국-
dc.citation.conferencePlace성균관대(수원)-
dc.citation.conferenceDate1999-05-08-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Advanced Convergence Engineering > Division of System Semiconductor > 2. Conference Papers

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Song, Min Kyu photo

Song, Min Kyu
College of Advanced Convergence Engineering (Division of System Semiconductor)
Read more

Altmetrics

Total Views & Downloads

BROWSE