상세 보기
Analysis and Verification of DLL-Based GFSK Demodulator Using Multiple-IF-Period Delay Line
WEB OF SCIENCE
1SCOPUS
2초록
This brief presents a delay-locked-loop-based Gaussian frequency-shift keying (FSK) demodulator using a multiple-IF-period delay line. Theoretical analysis of the bit error rate (BER) performance is developed. The analysis result implies that the BER can be improved when a multiple-IF-period delay line is used instead of a single-IF-period delay line. To verify the analysis, a prototype chip was fabricated in a 0.11-mu m CMOS process. When a binary Gaussian FSK (GFSK) signal carries 1-Mb/s data on a 3-MHz center frequency with a 160-kHz frequency deviation, the minimum required signal-to-noise ratio for 0.1% BER is reduced from 17.5 to 12.5 dB when a triple-IF-period delay line is used instead of a single-IF-period delay line. The implemented GFSK demodulator consumes 0.8 mA from a 1.2-V supply voltage.
키워드
- 제목
- Analysis and Verification of DLL-Based GFSK Demodulator Using Multiple-IF-Period Delay Line
- 저자
- Byun, Sangjin
- 발행일
- 2017-01
- 유형
- Article
- 권
- 64
- 호
- 1
- 페이지
- 6 ~ 10
- 언어
- ENG
- 출판사
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- 발행국가
- 미국
- 분량
- 5 페이지
- ISSN
- E 1558-3791
P 1549-7747