Cited 2 time in
More Discussions on Intrinsic Frequency Detection Capability of Full-Rate Linear Phase Detector in Clock and Data Recovery
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Byun, Sangjin | - |
| dc.date.accessioned | 2023-04-28T08:41:56Z | - |
| dc.date.available | 2023-04-28T08:41:56Z | - |
| dc.date.issued | 2018-06 | - |
| dc.identifier.issn | 2079-9292 | - |
| dc.identifier.uri | https://scholarworks.dongguk.edu/handle/sw.dongguk/9482 | - |
| dc.description.abstract | The full-rate linear phase detector (PD) has not only phase detection capability but also single-sided frequency detection capability intrinsically. Previously, this fact has been discovered by researching the phase and frequency characteristics of the combined full-rate linear PD and charge pump (CP) under the condition that the ratio of the received data frequency (f(DATA)) and the recovered clock frequency (f(CLK)) is set as an integer number. In this paper, for completeness of the theory, the phase and frequency characteristics of the combined full-rate linear PD and CP are studied again while the ratio of f(DATA) and f(CLK) is set as a general rational number. Additionally, theoretical analyses of the lock-in range and the lock time of the referenceless single-loop clock and data recovery (CDR) including the full-rate linear PD are newly developed and verified. The calculated lock times by the analysis results agree well with the measured lock times from the MATLAB Simulink simulations. | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | MDPI | - |
| dc.title | More Discussions on Intrinsic Frequency Detection Capability of Full-Rate Linear Phase Detector in Clock and Data Recovery | - |
| dc.type | Article | - |
| dc.publisher.location | 스위스 | - |
| dc.identifier.doi | 10.3390/electronics7060093 | - |
| dc.identifier.scopusid | 2-s2.0-85049540101 | - |
| dc.identifier.wosid | 000436129700016 | - |
| dc.identifier.bibliographicCitation | ELECTRONICS, v.7, no.6 | - |
| dc.citation.title | ELECTRONICS | - |
| dc.citation.volume | 7 | - |
| dc.citation.number | 6 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | Y | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalResearchArea | Physics | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
| dc.subject.keywordPlus | CDR | - |
| dc.subject.keywordAuthor | linear phase detector | - |
| dc.subject.keywordAuthor | frequency detection capability | - |
| dc.subject.keywordAuthor | clock and data recovery | - |
| dc.subject.keywordAuthor | CMOS integrated circuits | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
30, Pildong-ro 1-gil, Jung-gu, Seoul, 04620, Republic of Korea+82-2-2260-3114
Copyright(c) 2023 DONGGUK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
