Cited 0 time in
[분할]2/3저전력, 고속 동작용 Successive Approximation Register (SAR) 로직 회로
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 김수연 | - |
| dc.contributor.author | 김지원 | - |
| dc.date.accessioned | 2025-09-09T10:03:44Z | - |
| dc.date.available | 2025-09-09T10:03:44Z | - |
| dc.identifier.uri | https://scholarworks.dongguk.edu/handle/sw.dongguk/61472 | - |
| dc.title | [분할]2/3저전력, 고속 동작용 Successive Approximation Register (SAR) 로직 회로 | - |
| dc.title.alternative | Low-power and high-speed Successive Approximation Register circuit | - |
| dc.type | Patent | - |
| dc.publisher.location | 대한민국 | - |
| dc.contributor.assignee | 동국대학교산학협력단 | - |
| dc.date.application | 2024-08-20 | - |
| dc.date.registration | 2025-07-08 | - |
| dc.type.iprs | 특허 | - |
| dc.identifier.patentRegistrationNumber | 10-2833076 | - |
| dc.identifier.patentApplicationNumber | 10-2024-0111366 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
30, Pildong-ro 1-gil, Jung-gu, Seoul, 04620, Republic of Korea+82-2-2260-3114
Copyright(c) 2023 DONGGUK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
