Down-Sampled Repetitive Controller for Grid-Connected Ćuk CCM Inverteropen access
- Authors
- Han, Byeongcheol; Lai, Jih-Sheng; Kim, Minsung
- Issue Date
- Feb-2022
- Publisher
- IEEE
- Keywords
- Inverters; Control systems; Memory management; Switching frequency; Load modeling; Aerospace electronics; Switches; Digital signal processor; down-sampling technique; fractional-order phase-lead compensation; grid-connected inverter; right-half-plane zeros (RHPZs)
- Citation
- IEEE Journal of Emerging and Selected Topics in Power Electronics, v.10, no.1, pp 1125 - 1137
- Pages
- 13
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE Journal of Emerging and Selected Topics in Power Electronics
- Volume
- 10
- Number
- 1
- Start Page
- 1125
- End Page
- 1137
- URI
- https://scholarworks.dongguk.edu/handle/sw.dongguk/3664
- DOI
- 10.1109/JESTPE.2021.3100014
- ISSN
- 2168-6777
2168-6785
- Abstract
- The Cuk inverter operating in the continuous conduction mode (CCM) is susceptible to grid disturbances, and its transfer function has two right-half-plane zeros (RHPZs), which causes a large phase lag. To improve the output-tracking precision in the grid-connected environment, a repetitive controller (RC) with linear phase-lead compensation has been developed for the Cuk inverter. However, this controller requires a heavy computational burden and memory space; these problems become more severe as the converter operates at a higher switching frequency. This article proposes to use a down-sampled repetitive controller (DRC) for the Cuk CCM inverter to alleviate these problems. The down-sampling technique itself can significantly reduce the computational burden and memory space of RC. On the contrary, its control accuracy becomes very low, particularly for the Cuk CCM inverter. Unlike conventional module integrated inverters (MIIs), the Cuk CCM inverter must adopt a fractional-order phase-lead compensation algorithm to compensate for the effect of the large phase lag in the down-sampled environment. To clarify the inevitable usage of DRC with a fractional-order phase-lead compensation for Cuk CCM inverter, the DRC is classified into four types; this article provides its detailed design guideline based on stability analysis of the overall control system and also presents design examples for representative MIIs. Experiments using a 300-W prototype Cuk inverter validate that the proposed control approach achieves acceptable output-tracking accuracy. The total computation time and memory space with the DRC decrease by 76.0% and 80.0% compared to those with the conventional RC, while the output-tracking accuracy with the DRC decreases by 0.42%.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > Department of Electronics and Electrical Engineering > 1. Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.